Abstract-The number of semiconductor switches in a modular multilevel converter (MMC) for HVDC transmission is typically two orders of magnitudes larger than that in a two or three level voltage-sourced converter (VSC). The large number of devices creates a computational challenge for electromagnetic transient simulation programs, as it can significantly increase the simulation time. The paper presents a method based on partitioning the system's admittance matrix and deriving an efficient time-varying Thévenin's equivalent for the converter part. The proposed method does not make use of approximate interfaced models, and mathematically, is exactly equivalent to modelling the entire network (converter and external system) as one large network. It is shown to drastically reduce the computational time without sacrificing any accuracy. The paper also presents control algorithms and other modelling aspects. The efficacy of the proposed method is demonstrated by simulating a point-to-point VSC-MMC-based HVDC transmission system.
Efficient Modeling of Modular Multilevel HVDC Converters (MMC) on Electromagnetic Transient
Simulation Programs
I. INTRODUCTION

I
N RECENT years, the voltage and power ratings of voltage-sourced converters (VSCs) have increased significantly, making them potential candidates for use in high power high-voltage direct-current (HVDC) applications [1] - [3] . Unlike the valves of the conventional thyristor-based line commutated converters (LCCs), the VSC's valves can be turned off with an electronic gate signal. The VSC converter thus has many advantages over the LCC, such as the ability to operate without reactive power support into weak or dead networks. With suitable pulsewidth modulated (PWM) control, its ac filter requirements are also drastically reduced.
Until recently, VSC converters for HVDC applications used a two or three level topology [4] that applied two or three different voltage levels to the ac terminal of the converter. One drawback of this topology is the significant switching power loss resulting from large voltage swings. One approach to improving the waveform and reducing switching losses is to use multilevel converters. These converters provide an output waveform with a several voltage levels so that each step in voltage waveform is a fraction of the total voltage swing [5] - [8] . The resulting waveform can be designed to be closer to that of a sine-wave. Moreover, the switching frequency of each individual power electronics switch is smaller than that of a two level converter. The voltage step at each level is also smaller. These two factors result in a reduced switching loss.
The recent introduction of a new topology, the modular multilevel converter (MMC) is a major step forward in VSC converter technology for HVDC transmission [9] . Unlike previous multilevel topologies, the MMC uses a stack of identical modules, each providing one step in the resulting multilevel ac waveform. The topology is easily adaptable to any voltage level, as the number of modules can be adjusted in proportion to the selected dc voltage. The resulting waveform has a very small harmonic content and has reduced transient voltage stresses and hence lower high frequency (HF) noise. Also, the topology does not require series connection of several semiconductor switches, which has been a challenge in earlier VSC configurations for HVDC [5] .
However, the large number of switching elements in the MMC introduces a challenge for modelling the converter, on electromagnetic transient (EMT) simulation programs. To properly model the switching operation, the admittance matrix which has a size equal to the total number of nodes in the network subsystem, must be inverted (re-triangularized) every time a switch operates. In comparison to a two or three level VSC, the number of nodes (and, hence, matrix size) in the MMC is typically orders of magnitude larger. Also a large number of switching operations are necessary to generate the large number of output waveform levels. Therefore, without an approach such as the one proposed in this paper, it would be practically impossible to simulate HVDC systems containing MMC converters on EMT-type simulation programs.
Simplified averaged models have been proposed for dynamic and steady state behavior of the MMC converter [10] . However, since they do not model every level independently, they are not able to simulate abnormal operation of the converter such as failure of a module's control system or failure of the module itself. To overcome this drawback, this paper introduces a new approach to modelling the MMC, using the method of Nested Fast and Simultaneous Solution [11] . It partitions the solution into two parts, with the external network solution being implemented in the main EMT solver. Each phase of the MMC is interfaced as a specially designed Thévenin equivalent, thereby greatly reducing the number of nodes. The MMC is solved separately in an efficient manner, by exploiting its simple topology. Mathematically, the method is exactly equivalent to conducting an EMT simulation in the traditional manner, but can be implemented with much reduced computational effort while retaining the accuracy. The paper presents the operation, modeling, validation, and performance analysis of the proposed MMC model.
II. MODULAR MULTILEVEL CONVERTER TOPOLOGY
A. MMC Circuit Structure
The structure of the three-phase modular multilevel converter (MMC) [4] is shown in Fig. 1 . The converter consists of three phase units, each with upper and lower multivalves. Each multivalve has a modular structure with a number of seriesconnected power submodules. Each submodule contains two insulated-gate bipolar transistor (IGBT)/diode switches (T1 and T2) and a capacitor, C as shown in Fig. 2 . In normal operation, exactly one of T1 or T2 is on at a given time instant . Assuming the capacitor voltage is , the output voltage of each submodule can take on one of two different voltage levels. With T1 in the on state, is equal to , and when T2 is on, is zero. Therefore, it is possible to selectively and separately control each of the individual submodules in the converter to provide a voltage which is either or zero. The switches of the submodules are operated so that the individual voltages from each submodule add up to form a multilevel, near-sinusoidal stepped waveform at the converter terminals as shown in Fig. 3 .
B. MMC Internal Controls
In the next discussion, the term "ON" signifies that a given submodule is outputting a voltage and "OFF" indicates that it is outputting zero voltage. The firing control system for a multivalve of the MMC converter is shown in Fig. 4 . It generates switching pulses for each submodule in a multivalve to turn it "ON" or "OFF," in order to generate a desired reference waveform . In the following discussion, refers to the number of submodules that must be ordered to be in the "OFF" state at time , to closely track the voltage reference waveform. The complementary signal refers to the number of submodules required to be "ON."
The reference sine wave is compared with " " discrete equidistant quantization thresholds, which determine the integer as the index of the threshold closest to the reference waveform. Thus, as the reference signal traces out its sinusoidal waveform, it generates the stepped waveform . The step change occurs at a time , each time a new threshold is attained, as in Fig. 3 . Note that in the interval , remains constant at a value of . This request is fed to a capacitor voltage balancing controller, which generates the firing pulses to turn the submodules "ON" or "OFF." From Fig. 2 , it is evident that when the submodule is "ON," capacitor C has an increasing voltage if the module current is positive and a decreasing voltage if it is negative.
The capacitor balancing controller uses this property to control the capacitor voltage levels in a manner similar to that described in [9] . The capacitor voltages of each submodules in a multivalve are measured at the beginning of each change of , at time . These are sorted in order of their magnitudes. Since the multivalve consists of a stack of series connected submodules, the submodule current is the same as the multivalve current . Therefore, the direction of individual submodule current is identical to that of the multivalve current . If this current is positive at time (i.e., resulting in capacitor voltage increase), the submodules at the bottom of the sorted list are turned ON. This ensures that in the interval , the capacitors with the lowest voltages will increase in voltage. Similarly, if is negative, the submodules at the top of the sorted list are turned ON so that their voltages will be reduced during the converter operation. The voltage can be controlled in a narrow band by applying this methodology for all three phases [9] .
III. MODELING OF MMC
In HVDC converters, the number of submodules per multivalve is selected to be large because this reduces the voltage rating per module [12] . This also makes the output waveform more harmonic-free, thereby greatly improving the power quality. There is essentially no ac-side filtering requirement when exceeds 200 [13] . The large count in semiconductor switches (IGBTs and diodes) creates a significant challenge for EMT programs. At every turn-on or turn-off of a switch, the admittance matrix, which has a size equal to the total number of nodes in the network subsystem, must be inverted (re-triangularized). Inverting a large-sized admittance matrix several hundred times in a cycle is computationally very inefficient. For example, to model an MMC with 100 submodules per multivalve requires the modelling of 1200 IGBTs and 1200 reverse diodes. In comparison, a two-level VSC converter has only 6 IGBTS and 6 reverse diodes.
To overcome this computational hurdle, this paper introduces a new approach to model the MMC, using the method of Nested Fast and Simultaneous Solution [11] . The modeling is based on the conversion of a multinode network into an exact but computationally simpler electrical equivalent using the Thévenin's theorem [14] . This approach will be discussed.
A. Nested Fast and Simultaneous Simulation Approach
Most EMT programs use Dommel's algorithm [15] , which through the application of trapezoidal integration, converts each dynamic element into a Norton equivalent current source in parallel with a conductance. The current source is updated each time-step and is a function of the history of the network in earlier time-steps. The equations necessary for solving the full circuit can be formulated using nodal analysis, from the resulting network of current sources and conductances. The number of rows and columns of the nodal admittance matrix is each equal to the number of nodes in the network.
A recent enhancement to the Dommel's algorithm is the use of Nested Fast and Simultaneous Solution [11] . This multistep hierarchical approach partitions the network into smaller subnetworks and solves the admittance problem for each separately. Although, this increases the number of steps in the solution, the size of each of the admittance matrices is much smaller than that of the admittance matrix of the full network, which can lead to a reduction in simulation time.
The algorithm is explained using the two-part network shown in Fig. 5 . The equivalent admittance matrix formulation for this network can be written as (1) (1) where admittance matrices for the partitions 1 and 2, respectively; admittance matrices for interconnections; unknown node voltage vectors for the partitions; source current vectors (obtained from branch history and other sources).
Assuming the number of nodes in the two partitions to be and , respectively, a straightforward, direct solution for the unknown voltage vector would require an admittance matrix of size to be retriangularized. The second row of (1) can be rearranged in the form of (2) to express voltage as a function of and other sources. Substituting (2) into the first row of (1) yields (3) . Note that the quantity in parenthesis in (3) is the Norton equivalent of as seen from the boundary nodes of System 1 and includes a term for the Norton current source and a term for the Norton admittance.
(2) (3) (4) Equation (3) can be further simplified to (4) which is a set of linear equations of dimension . It can be solved for . Then, can be substituted into (2) to calculate . Once all voltages are known, all currents can readily be calculated.
Note that this procedure requires the inversion of two matrices of dimension and of dimension . Although described for a partition of the original system into two subsystems, the approach can be generalized to multiple subsystems. In the model developed here, each multivalve is modeled as its own subsystem which reduces the maximum subsystem size even further. However, rather than applying the procedure in a formal mathematical manner using (2) and (3) as in the original paper on Nested Fast and Simultaneous Solutions which considers circuits in general [11] , the Norton equivalent-based equation of the form (2) is used here. This Norton equivalent for the MMC can be obtained in a very straightforward manner directly, as will be shown. Applying the formal procedure of [11] still requires inversion of fairly large matrices corresponding to each multivalve, whereas the direct derivation of the Norton equivalent can reduce computations very drastically.
B. Thévenin or Norton Equivalent Circuit for the Submodule
The IGBT switches can be treated as two state resistive devices [16] . Since the parallel connection of an IGBT and a diode acts as a bidirectional switch and only one device is conducting at a given instance, the pair is still considered as a single two state resistance. Using the trapezoidal integration method, the capacitor can be represented as an equivalent voltage source and a resistor [15] as in (5) hence (5) where From (5), the equivalent resistance depends on the capacitance of the submodule and simulation time step only. The equivalent voltage is simply calculated by using the capacitor current and voltage values in the past time-step (history terms). With the aforementioned capacitor representation, including switch resistances and , generates the mathematically equivalent circuit shown in Fig. 6 .
The values of resistor (similarly, ) depend on the switch state and is either the "ON" state resistance or the "OFF" state resistance . The terminal voltage of an individual submodule can be determined as a function of its current as (6) (6) 
C. Dynamic Model for Multivalve
By daisy-chaining the individual submodules of Fig. 6 , the equivalent circuit of Fig. 7 for the multivalve can be constructed. This structure corresponds to system 2, and due to the daisychaining, the resulting matrix is sparse and has a banded diagonal, making its inversion more computationally efficient. However, as it turns out, its Thévenin equivalent can be determined very simply, and so even this mathematical step can be simplified. Since output terminals of the submodules are series connected, the multivalve voltage is the sum of all the individual submodule voltages as shown (7) where number of submodules in a multivalve. Equation (7) can be converted into a Thévenin equivalent circuit consisting of a series connected equivalent voltage source and a resistor. Since the same multivalve current passes through all submodules, this equation can be used to develop a dynamic equivalent model for the multivalve as in Fig. 8 , which is simple, yet exact. The inputs to the equivalent shown in Fig. 8 are those that are required to determine the value of the Thévenin equivalent's parameters. For example, from (6) and (7),it is evident that the determination of requires knowledge of the ON/OFF state of each submodule. This is determined from the firing pulses (input "FP" in Fig.  8 ) that are generated by the MMC control system discussed in Section II-B and shown in Fig. 4 . Also, since all of the submodules are now collapsed into a single equivalent, their individual identities are no longer available in the main EMT solver. The Thévenin equivalent solver, however, does consider each submodule separately and so has a record of the individual capacitor voltages. These are outputs from the block and made available for the controller of Fig. 4 since they are needed by the capacitor voltage balancing controller.
The nodal admittance matrix solver requires a Norton equivalent, for which the conversion from the Thévenin equivalent is straightforward and trivial. Each multivalve in the MMC is thus reduced to a single 2-node element in the main EMT solver as shown in Fig. 9 and, thus, the size of the resulting admittance matrix of the full network is reduced typically by several orders of magnitude. This greatly speeds up the computation as will be shown later.
The proposed algorithm was interfaced to the PSCAD/ EMTDC simulation program [17] in this research. The number of submodules is user-selectable.
Another benefit of the model is that the inner loop controls (e.g., IGBT switching, capacitor voltage balancing) are packaged into the block and, hence, the user is relieved from the details of modeling these, and can concentrate on system level modelling. However, the interface between the inner-loop controls and the power electronic module is accessible, permitting the advanced user to override the built in controls.
D. Numerical Integration Methods
The trapezoidal rule has been traditionally used in EMT-type programs to construct a time-domain Norton equivalent model of typical power system elements [15] as mentioned at the beginning of Section III-A. The form for the submodule equivalent derived in (5) uses this method. The main advantages of the trapezoidal rule are that it is A-stable and reasonably accurate. A-stability implies that the method does not diverge for any time step [18] , assuming that the actual system is stable. However, recently there have been other A-stable methods used for obtaining the equivalent that claim superior accuracy to trapezoidal integration. The two stage-diagonally implicit RungeKutta (2S-DIRK) is one of these methods [19] . In addition to the conventional EMT approach of trapezoidal integration, the proposed equivalent was also implemented by using this method. However, the results show that this did not make any significant difference either to the accuracy or to the speed of the algorithm.
IV. MODEL VALIDATION
The proposed dynamic model was validated by comparison with the traditional EMT time domain simulation of a full, unreduced model of the MMC using the PSCAD/EMTDC program. The number of submodules was varied from 2 to 120 and the simulation time-step used was s. The comparison was conducted for a single converter phase, as simulation using the traditional approach would have required extremely large central-processing unit (CPU) time, especially when the number of submodules was large. Results of these comparisons, shown in the following sections, confirm that the equivalent model maintains the full accuracy of the traditional model but significantly reduces the computational burden.
A. Accuracy
The waveforms generated by the equivalent were compared with those from the traditional model in order to assess the accuracy of the equivalencing approach. Fig. 10 shows the submodule and converter waveforms for comparison. Waveforms for the firing signal, the voltage across one of the modules (top-most module in the upper multivalve), module capacitor voltage and current, and the output voltage of the converter are shown. The results are essentially identical for the equivalent and the traditional model. Therefore, the proposed model is able to model each submodule separately and shows the behavior of the complete multivalve. In this example, only 12 submodules were used so that the steps in the output waveform are noticeable. An actual MMC application typically has a significantly larger number of modules [20] , as will be exemplified in a later example.
1) Simulation of Normal Operation:
2) Simulation of a Submodule Switch Failure: In contrast to averaged models [10] , [21] that can simulate the MMC's external behavior but are unable to model the abnormal operation of the converter, such as the failure of a module's control system or failure of the module itself, the proposed model is capable of representing the exact behavior of this operation in a manner identical to the traditional approach. The MMC output waveforms for the failure of a semiconductor switch in a single submodule are shown in Fig. 11 . In this case, the lower switch in the submodule is assumed to fail into a permanent "ON" state. The proposed model matches the transient as well as steady state behavior of the traditional model even for this maloperation.
B. CPU Efficiency
A 5-s period was simulated with a simulation time step of 20 s. The simulations were conducted on a Microsoft Win- TABLE I  TIME COMPARISON OF THE PROPOSED MODEL dows XP Professional platform with a 3.00 GHz Intel Core 2 Duo E8400 CPU, 3.37 GB of RAM running PSCAD version X4 (Beta). Table I tabulates the CPU times for the proposed equivalent converter model and the traditional model for different numbers of submodules and two different integration methods.
The data are also plotted on a semi-log graph in Fig. 12 to provide a more visual comparison. As the number of submodules grows, the CPU time of the traditional model grows at a much faster rate than that of the proposed model. For 120 submodules per multivalve (i.e., 240 in total), the traditional simulation takes more than 2.5 h whereas the proposed model takes 30 s, a speedup of 31,107% or over 310 times faster.
In addition to the conventional trapezoidal integration method, Table I also includes CPU times obtained with the 2S-DIRK method. The results are not significantly different.
C. Simulation of Voltage Balancing Controller Operation
In this section, the capacitor balancing controller discussed in Section II-B is disabled at 1.0 s, causing the voltages of two candidate capacitors to diverge as shown in Fig. 13(a) . The divergence of capacitor voltage waveforms is caused by the length of the charging (or discharging) interval which depends on the module's duty cycle. The capacitors having the longest ON period either overcharge or undercharge based on the current direction. Of course, the sum of the capacitor voltages of all "ON" state submodules must be equal to the dc bus voltage at any instant.
However, when the balancing controller is re-enabled at 2.0 s, the capacitor voltages quickly become equal. The corresponding converter output voltage waveforms around the 1.83 s mark without capacitor voltage balancing and at the 2.7 s mark with voltage balancing enabled are also shown in Fig. 13(b) . 
V. SIMULATION OF A POINT-POINT MMC-BASED HVDC TRANSMISSION SYSTEM
This section shows how the proposed model can be used in the simulation of a complete point-point HVDC transmission system which is designed to transfer power from the ac system 1 (AC1) to system 2 (AC2) through a dc link as shown in Fig. 14 . The dc system is rated at 400 MW and 200 kV. MMC1 operates as a rectifier feeding the dc link. The receiving-end converter MMC2 operates as an inverter and converts the dc link power back to ac. The proposed MMC model was used to model the power converters in the HVDC system. The internal controls of the converters were used for capacitor voltage balancing and firing signal generations as discussed in Section II-B. The number of submodules was selected based on the converter's dc voltage rating and has a nominal voltage of 4.0 kV. Complete system data are given in Table II. Each converter consists of 100 submodules per multivalve (in each phase) in this example, giving a total of 2400 semiconductor switches. This large system would have been extremely challenging to model by using the traditional approach on present day personal computers without an approach such as the one developed in this paper.
A. Controls of the MMC-HVDC System
The direct control strategy [22] is applied for the system controllers. Converter MMC1 is responsible for controlling the dc voltage and Bus1 ac voltage. MMC2 operates in the power control mode and regulates the power transfer.
1) Rectifier Side DC Voltage Controller:
In the "direct control" method, the dc voltage is regulated by control of the phase shift angle between the VSC generated converter side ac waveform at Bus 1A and the ac system waveform at Bus 1 in Fig. 14. This effectively changes the real power flowing into the rectifier. The local busbar voltage is also maintained at its reference by controlling the magnitude of the Bus 1A waveform via the modulation index . These signals are generated via the proportional-integral (PI) control loops shown in Fig. 15 . They are then fed to the reference signal generator which generates three sinusoidal reference signals for the firing controller of MMC as described in Section II-B.
2) Power Controller: The structure of the inverter side controller is shown in Fig. 16 , and is similar to that of the rectifier controller. The main difference is that the delay angle is generated from the power error signal, which is the difference between the ordered power and the real power at bus2. The modulation index as in the rectifier controller, regulates the ac busbar voltage. Again, three sinusoidal reference signals are generated by using the controlled for the firing controller of MMC2. Fig. 17 shows how the dc and the ac voltages (rectifier side) at the rectifier and inverter are affected when the power order is changed from 1 p.u. to 0.5 p.u. The plots show that the power order change (to 90% of final setting) can be achieved in 47 ms, with less than 8% fluctuation in the ac or dc voltages.
B. Simulation During a Power Order Change of the HVDC System
The actual waveforms of the rectifier side ac voltages on the valve side and ac system side as well as the line currents are shown in Fig. 18 . The MMC output waveforms are effectively sinusoidal, even though there are no ac filters. The simulation time for a 5-s simulation on the same computer as discussed in Section IV-B, was 117 s using a 20-s time-step. These simulations demonstrate that the proposed converter model can be effectively used in the simulation of full HVDC systems.
C. Simulation of a Line-to-Ground Fault
A 9-cycle duration (150 ms) line-to-ground fault was applied at 8 s, to the inverter side busbar (Bus 2 in Fig. 14) on phase "A." The results from the proposed model were compared with those from the traditional model. Fig. 19 shows waveforms for inverter side ac phase "A" current, dc voltage, dc current, and power waveforms for fault application and removal. The proposed model is seen to accurately reproduce the results from the traditional model. Due to the excessive CPU time required by the traditional model, the size of the MMC was confined to 24 submodules per multivalve (48 per phase unit).
D. CPU Efficiency-HVDC System Simulations
The CPU run time was measured for a 5-s run of full HVDC system simulations at the 20-s solution time step as in Section IV-B. By comparing the CPU run times for the traditional model and the proposed model as shown in Table III , the CPU efficiency of the proposed model becomes clear. With 96 submodules, the estimated CPU time with the traditional approach would be more than 14 h, whereas it is less than 2 min with the proposed method. The 14-h time was estimated by conducting a very short duration run (0.1 s) and scaling it to the actual run length of 5 s.
VI. CONCLUSION
An approach for modelling modular multilevel converters with a very large number of switching devices was introduced. The approach used the "nested fast and simultaneous solution" algorithm to develop a Thévenin equivalent model for the converter that still maintains the individual identity of every submodule. Several comparisons were carried out between the proposed model and a traditional model of converter phase unit. The speed-up factor in CPU time increased with the number of submodules and could be higher than 2 orders of magnitude without the loss of accuracy. This approach enables what was hitherto not practical, the modelling of large MMC-based HVDC systems on personal computers.
The proposed model was used to efficiently simulate a pointpoint dc transmission system and showed that it could be used effectively to model larger systems. Although the approach considers the specific case of the MMC, it is easily adaptable for the 
